| CPE/EE 422/522 |
| :---: |
| Advanced Logic Design |
| LOt |
| Electrical and Computer Engineering |
| University of Alabama in Huntsville |

## Outline

- What we know
- Combinational Networks
- Analysis, Synthesis, Simplification,

Hazards, Building Blocks, PALs, PLAs, ROM

- Sequential Networks: Basic Building Blocks
- Design: Mealy
- Setup and hold times, Max clock frequency
- What we do not know
- Design: Moore
- Equivalent States
- State Table Reduction
- Intro to VHDL

| $09 / 06 / 2003$ | UAH-CPE/EE 422/522@AM |
| :--- | :--- |

## Review: Mealy Sequential Networks


(1) X inputs are changed to a new value
(2) After a delay, the Z outputs and next state appear at the output of CM
(3) The next state is clocked into the state register and the state changes
—
UAH-CPE/EE 422/522@AM

Review: 8421 BCD to Excess BCD Code


## Setup and Hold Times

- For a real D-FF
- D input must be stable for a certain amount of time before the active edge of clock cycle => Setup time
- D input must be stable for a certain amount of time after the active edge of the clock $=>$ Hold time
- Propagation time: from the time the clock changes to the time the output changes

-Manufacturers provide minimum tsu , th, and maximum toll, tphl
09/06/2003
UAH-CPE/EE 422/522@AM



## Hold Time Violation

- Occur if the change in $Q$ fed back through the combinational network and cause D to change too soon after the clock edge

Hold time is satisfied if:
$t_{p \text { min }}+t_{c \min } \geq t_{n}$
What about $X$ ?


Make sure that input changes propagate to the flip-flops inputs such that setup time is satisfied.
$t_{x} \geq t_{c x}$ max $+t_{s u}$
Make sure that X does not change too soon after the clock. If X changes at time ty after the active edge, hold time is satisfied if $t_{y} \geq t_{h}-t_{c x}$ min

| $09 / 06 / 2003$ | UAH-CPE/EE 422/522@AM |
| :--- | :--- |


| Moore Sequential Networks |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Outputs depend only on present state! |  |  |  |  |
| 09966/2003 |  | UAH-CPE/EE 422/522@AM |  | 9 |






| Moore Machine Timing |  |
| :---: | :---: |
| - $\mathrm{X}=0010 \_1001$ => $\mathrm{Z}=1110 \_0011$ |  |
|  |  |
|  |  |
|  | ${ }^{14}$ |




## Principles of Synchronous Design

- Method
- All clock inputs to flip-flops, registers, counters, etc., are driven directly from the system clock or from the clock ANDed with a control signal
- Result
- All state changes occur immediately following the active edge of the clock signal
- Advantage
- All switching transients, switching noise, etc., occur between the clock pulses and have no effect on system performance


## An Example

- Data section $/ / \mathrm{s}=\mathrm{n}^{*}(\mathrm{n}+\mathrm{a}) / /$

R1=n, R2=a//R1=s

- Design flowchart for SMUL
operation
- Design Control section
- S0 S1 F

00 B
01 B-C0
1 O B + C0
11 A + B


| 09/06/2003 UAH-CPE/EE 422/522@AM | 20 |
| :---: | :---: | :---: |



| To Do |  |  |
| :---: | :---: | :---: |
| - Read - T | $\text { rs } 1.6,1.7,1.8,1 .$ |  |

## Equivalent States

- Two state are equivalent if we cannot tell them apart by observing input and output sequences


Definition: Two states are equivalent si==sj only and only if, for every input sequence $\underline{\chi}$, the output sequences $\underline{Z 1}$ and $\underline{Z 2}$ are the same.
Not practical => try all sequences (what is the length of sequence?)

| 09/06/2003 | UAH-CPE/EE 422/522@AM | 26 |
| :--- | :--- | :--- |

## Equivalent States

## State Equivalence Theorem

- Two state are equivalent $\mathrm{Si}==\mathrm{S}_{\mathrm{j}}$ if and only if for every single input $X$, the outputs are the same and the next states are equivalent




## Implication Table Method

- 1. Construct a chart that contains a square for each pair of states.
- 2. Compare each pair in the state table. If the outputs associated with states $i$ and $j$ are different, place an $X$ in square $i-j$ to indicate that $i!=j$. If outputs are the same, place the implied pairs in square i-j. If outputs and next states are the same (or i-j implies only itself), $\mathrm{i}==\mathrm{j}$.
- 3. Go through the implication table square by square If square i-j contains the implied pair mon, and square mon contains $X$, then $\mathrm{i}!=\mathrm{j}$, and place X in square $\mathrm{i}-\mathrm{j}$.
- 4. If any Xs were added in step 3, repeat step 3 until no more Xs are added
- 5. For each square $i-j$ that does not contain an $X, i==j$.



## Intro to VHDL

- Developed originally by DARPA
- for specifying digital systems
- International IEEE standard (IEEE 1076-1993)
- Hardware Description, Simulation, Synthesis
- Provides a mechanism for digital design and reusable design documentation
- Support different description levels
- Structural (specifying interconnections of the gates),
- Dataflow (specifying logic equations), and
- Behavioral (specifying behavior)
- Top-down, Technology Dependent

09/06/2003 UAH-CPE/EE 422/522@AM 33

## Intro to VHDL

- Technology trends
- 1 billion transistor chip running at 20 GHz in 2007
- Need for Hardware Description Languages
- Systems become more complex
- Design at the gate and flip-flop level becomes very tedious and time consuming
- HDLs allow
- Design and debugging at a higher level before conversion to the gate and flipflop level
- Tools for synthesis do the conversion
- VHDL, Verilog
- VHDL - VHSIC Hardware Description Language

| 09/06/2003 | UAH-CPE/EE 422/522@AM | 32 |
| :--- | :--- | :--- |






## Modeling Flip-Flops Using VHDL Processes

Genera_form_of_presess-
process/sensitivity-list)
begin
sequential-statements
end process:

- Whenever one of the signals in the sensitivity list changes, the sequential statements are executed in sequence one time


| JK Flip-Flop Model |  |
| :---: | :---: |
| ```entity JKFF is port (SN, RN, ), K, CLK: in bit; \(\quad\) - ingouts Q: indeut hit, Qu: out tit := ' 1 '); - see fotes : end JKFT; architecture MKFI of JKSF is begin process (SM, AN, CLK) - see Note 2 begin If \(R N=10\) then \(Q<=W^{\prime}\) after 10 as elsif \(5 M={ }^{\prime} 0\) then \(Q<-1\) after 10 ns, elsif CLK = \({ }^{6} \%\) and CLK evert then \(Q<\pi\langle 3\) and not \(Q\rangle\) or (not \(K\) and \(Q)\) after 10 ms; end if: and process: QK \(<=\) not \(Q\) : - see Note 5 end 30 FH 12``` | - RNO 0 will clear the FF <br> - SCN=0 will set the FF <br> - see Note 3 <br> - see Vate 4 |
| 09/06/2003 UAH-CPE/EE 422/522@AM | 43 |


| JK Flip-Flop Model |
| :---: |
|  swoplert witu the mponacher. <br>  shertwty ist <br>  <br>  <br>  *wae ar $Q$ wiold be tavirates st the ren vale. |
|  |
| 09/06/2003 UAH-CPE/EE 422/522@AM 44 |



## VHDL Models for a MUX


$F<=\{$ not $A$ and not $B$ and 10$\}$ or [not A and B and 11] or (not and not $B$ and L 2 ) or $\{A$ and 8 and 13$\}$;
mux model using a condtiorai signal assignmont statomore: $\mathrm{F}<-$ to when $\mathrm{Sel}=0$ else II when $S e d=\frac{1}{2}$ Sel represents the integer
else $I Z$ when $S e d=2$ equivalent of a 2-bit binary else I2 when 5 ed $=2$ number with bits $A$ and $B$
else 13

If a MUX model is used inside a process,
the MUX can be modeled using a CASE statement


| MUX Models (1) |  |  |  |
| :---: | :---: | :---: | :---: |
| ```library IEEE; use IEEE.std_logic_1164.all; use IEEE.std_logic_unsigned.all; entity SELECTOR is port( A : in std_logic_vector(15 downto 0); SEL:in std_logic_vector(3 downto 0); Y :out std_logic); end SELECTOR;``` |  | R is <br> $Y<=A(0)$; <br> $Y<=A(1)$; <br> $Y<=A(2)$; <br> $Y<=A(3)$; <br> $Y<=A(4)$; <br> $\mathrm{Y}<=\mathrm{A}(5)$; <br> $Y<=A(6) ;$ <br> $\mathrm{Y}<=\mathrm{A}(7)$; <br> $\mathrm{Y}<=\mathrm{A}(8)$; <br> $\mathrm{Y}<=\mathrm{A}(9)$; <br> $\mathrm{Y}<=\mathrm{A}(10)$; <br> $\mathrm{Y}<=\mathrm{A}(11)$; <br> $\mathrm{Y}<=\mathrm{A}(12)$; <br> $\mathrm{Y}<=\mathrm{A}(13)$; <br> $\mathrm{Y}<=\mathrm{A}(14)$; |  |
| 09/06/2003 UA | 122/522@AM |  | 47 |



| MUX Models (3) |  |  |
| :---: | :---: | :---: |
| ```library IEEE; use IEEE.std_logic_1164.all; use IEEE.std_logic_unsigned.all; entity SELECTOR is port( A : in std_logic_vector(15 downto 0); SEL:in std_logic_vector(3 downto 0); Y :out std_logic); end SELECTOR;``` | ```architecture RTL2 of SELECTOR is begin p1: process (A, SEL) begin case SEL is when " 0000 " \(=>Y<=A(0)\); when "0001" \(=>Y<=A(1)\); when " 0010 " \(=>Y<=A(2)\); when "0011" " \(\gg\) <=A(3); when "0100" => Y <=A(4); when "0101" \(=>Y<=A(5)\); when "0110" \(=>Y<=A(6)\); when "0111" \(=>Y<=A(7)\); when " 1000 " \(=>\) Y \(<=A(8)\); when " 1001 " \(=>Y\) <=A(9); when " 1010 " \(=>Y<=A(10)\); when "1011" \(=>Y<=A(11)\); when "1100" \(=>Y<=A(12)\); when "1101" \(=>Y<=A(13)\); when "1110" \(m>Y<=A(14)\); when others \(\Rightarrow>Y<=A(15)\); end case; end process; endRTL2;``` |  |
| 09/06/2003 U | 22/522@AM | 49 |

## MUX Models (4)

| library IEEE; | architecture RTL4 of SELECTOR is |
| :--- | :--- |
| use IEEE.std_logic_1 164. all; | begin |

use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
entity SELECTOR is
entity SELECTOR is
begin
$\mathrm{Y}<=\mathrm{A}($ conv_integer(SEL));
port (
A : in std_logic_vector( 15 downto 0);
SEL : in std_logic_vector ( 3 downto 0 );
Y : out std_logic);
end SELECTOR;

09/06/2003 UAH-CPE/EE 422/522@AM
50

